Skip to main content

Browse the archive

Staging
v0.6.0
https://github.com/torvalds/linux
02 December 2023, 22:23:51 UTC
Revision 9448732f6c9ef4932b226056338d1084f3669752 authored by Sergei Shtylyov on 13 December 2006, 08:35:49 UTC, committed by Linus Torvalds on 13 December 2006, 17:05:55 UTC 
[PATCH] ide: fix HPT37x timing tables
 
Fix/remove bad/unused timing tables: HPT370/A 66 MHz tables weren't really
needed (the chips are not UltraATA/133 capable and shouldn't support 66 MHz
PCI) and had many modes over- and underclocked, HPT372 33 MHz table was in
fact for 66 MHz and 50 MHz table missed UltraDMA mode 6, HPT374 33 MHz table
was really for 50 MHz...  (Actually, HPT370/A 33 MHz tables also have issues.
e.g.  HPT370 has PIO modes 0/1 overlocked.)

There's also no need in the separate HPT374 tables because HPT372 timings
should be the same (and those tables has UltraDMA mode 6 which HPT374 supports
depending on HPT374_ALLOW_ATA133_6 #define)...

Signed-off-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
Cc: Bartlomiej Zolnierkiewicz <B.Zolnierkiewicz@elka.pw.edu.pl>
Cc: Alan Cox <alan@lxorguk.ukuu.org.uk>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
1 parent 836c006
Raw File
Tip revision: 9448732f6c9ef4932b226056338d1084f3669752 authored by Sergei Shtylyov on 13 December 2006, 08:35:49 UTC
[PATCH] ide: fix HPT37x timing tables
Tip revision: 9448732
sgi-visws.txt 

The SGI Visual Workstations (models 320 and 540) are based around
the Cobalt, Lithium, and Arsenic ASICs.  The Cobalt ASIC is the
main system ASIC which interfaces the 1-4 IA32 cpus, the memory
system, and the I/O system in the Lithium ASIC.  The Cobalt ASIC
also contains the 3D gfx rendering engine which renders to main
system memory -- part of which is used as the frame buffer which
is DMA'ed to a video connector using the Arsenic ASIC.  A PIIX4
chip and NS87307 are used to provide legacy device support (IDE,
serial, floppy, and parallel).

The Visual Workstation chipset largely conforms to the PC architecture
with some notable exceptions such as interrupt handling.
back to top