Staging
v0.8.1
https://github.com/torvalds/linux
Raw File
Tip revision: d58071a8a76d779eedab38033ae4c821c30295a5 authored by Linus Torvalds on 28 November 2021, 22:09:19 UTC
Linux 5.16-rc3
Tip revision: d58071a
xlnx,zynqmp-pcap-fpga.yaml
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/fpga/xlnx,zynqmp-pcap-fpga.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx Zynq Ultrascale MPSoC FPGA Manager Device Tree Bindings

maintainers:
  - Nava kishore Manne <navam@xilinx.com>

description: |
  Device Tree Bindings for Zynq Ultrascale MPSoC FPGA Manager.
  The ZynqMP SoC uses the PCAP (Processor Configuration Port) to
  configure the Programmable Logic (PL). The configuration uses the
  firmware interface.

properties:
  compatible:
    const: xlnx,zynqmp-pcap-fpga

required:
  - compatible

additionalProperties: false

examples:
  - |
    firmware {
      zynqmp_firmware: zynqmp-firmware {
        zynqmp_pcap: pcap {
          compatible = "xlnx,zynqmp-pcap-fpga";
        };
      };
    };
...
back to top