Staging
v0.8.1
https://github.com/torvalds/linux
Raw File
Tip revision: fc74e0a40e4f9fd0468e34045b0c45bba11dcbb2 authored by Linus Torvalds on 26 December 2021, 21:17:17 UTC
Linux 5.16-rc7
Tip revision: fc74e0a
socionext,uniphier-efuse.yaml
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/nvmem/socionext,uniphier-efuse.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Socionext UniPhier eFuse bindings

maintainers:
  - Keiji Hayashibara <hayashibara.keiji@socionext.com>
  - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>

allOf:
  - $ref: "nvmem.yaml#"

properties:
  "#address-cells": true
  "#size-cells": true

  compatible:
    const: socionext,uniphier-efuse

  reg:
    maxItems: 1

required:
  - compatible
  - reg

unevaluatedProperties: false

examples:
  - |
    // The UniPhier eFuse should be a subnode of a "soc-glue" node.

    soc-glue@5f900000 {
        compatible = "simple-mfd";
        #address-cells = <1>;
        #size-cells = <1>;
        ranges = <0x0 0x5f900000 0x2000>;

        efuse@100 {
            compatible = "socionext,uniphier-efuse";
            reg = <0x100 0x28>;
        };

        efuse@200 {
            compatible = "socionext,uniphier-efuse";
            reg = <0x200 0x68>;
            #address-cells = <1>;
            #size-cells = <1>;

            /* Data cells */
            usb_rterm0: trim@54,4 {
                reg = <0x54 1>;
                bits = <4 2>;
            };
            usb_rterm1: trim@55,4 {
                reg = <0x55 1>;
                bits = <4 2>;
            };
            usb_rterm2: trim@58,4 {
                reg = <0x58 1>;
                bits = <4 2>;
            };
            usb_rterm3: trim@59,4 {
                reg = <0x59 1>;
                bits = <4 2>;
            };
            usb_sel_t0: trim@54,0 {
                reg = <0x54 1>;
                bits = <0 4>;
            };
            usb_sel_t1: trim@55,0 {
                reg = <0x55 1>;
                bits = <0 4>;
            };
            usb_sel_t2: trim@58,0 {
                reg = <0x58 1>;
                bits = <0 4>;
            };
            usb_sel_t3: trim@59,0 {
                reg = <0x59 1>;
                bits = <0 4>;
            };
            usb_hs_i0: trim@56,0 {
                reg = <0x56 1>;
                bits = <0 4>;
            };
            usb_hs_i2: trim@5a,0 {
                reg = <0x5a 1>;
                bits = <0 4>;
            };
        };
    };
back to top